[tor-commits] [nyx/master] Entry subclasses for connections and circuits